

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patcht and Trademark Office Address COMMISSIONED FOR PATENTS P.O. Box 1905 Alexabdria Virginia 22313-1450 www.hbm.gov.

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,897	10/30/2003	Harm Peter Hofstee	AUS920030402US1	9220
40412	7590 11/30/2006		EXAMINER	
IBM CORPORATION- AUSTIN (JVL) C/O VAN LEEUWEN & VAN LEEUWEN PO BOX 90609			BATAILLE, PIERRE MICHE	
			ART UNIT	PAPER NUMBER
AUSTIN, TX	AUSTIN, TX 78709-0609			
1			DATE MAILED: 11/30/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	A 11 (1 A)	I A 11 1/->				
	Application No.	Applicant(s)				
	10/697,897	HOFSTEE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Pierre-Michel Bataille	2186				
The MAILING DATE of this communication appeariod for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO (36(a). In no event, however, may a reply be ti will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONI	N. mely filed  n the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 10 C	october 2006					
	·					
,_	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) <u>1,3-8,11,13,15-18,20 and 22-30</u> is/are pending in the application.  4a) Of the above claim(s) <u>2, 9-10, 12, 14, 19, and 21</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1,3-8,11,13,15-18,20 and 22-30</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/c	or election requirement.	·				
Application Papers						
9) The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correc	tion is required if the drawing(s) is ol	ojected to. See 37 CFR 1.121(d).				
11) The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	e Action or form PTO-152.				
Priority under 35 U.S.C. § 119	•					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Burea	•	•				
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) X Notice of References Cited (PTO-892)	4) Interview Summar	v (PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08)  5) Notice of Informal Patent Application						
Paper No(s)/Mail Date	6)					

Application/Control Number: 10/697,897 Page 2

Art Unit: 2186

### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 10, 2006 has been entered.

### Response to Amendment

- 2. The present Office Action is taken in response to applicant's communication filed October 10, 2006 responding to Final rejection dated July 7, 2006. Applicant's amendments and/or arguments have been considered with the results that follow.
- 3. Claims 1, 3-8, 11, 13, 15-18, 20, 22-30 are now pending in the application under prosecution as claims 2, 9-10, 12, 14, 19, and 21 were canceled and 30 was newly added by applicant's amendment.

## Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Application/Control Number: 10/697,897

Art Unit: 2186

5. Claims 1, 3-8, 11, 13, 15-18, 20, and 22-30 are rejected under 35 U.S.C. 102(a) as being anticipated by US 6,601,146 (Auslander et al).

With respect to claims 1 and 25, Auslander discloses the invention as claimed, a memory shared by a plurality of heterogeneous processors [(a shared memory computer system having more than two processes and a plurality of processors, including a client processor and a server processor) Fig. 1-2; Col. 8, Lines 41-43] comprising: the shared memory, wherein the shared memory accessible by one or processors adapted process a first instruction set; wherein the shared memory accessible by one of second processors that are adapted to process a second instruction set [(plurality of processes on respective & specific processor including client and server [Fig. 2; Col. 4, Lines 15-19]; a memory map corresponding to the shared memory, wherein the memory map includes cross-references between virtual addresses and real addresses, the memory map and the cross-references shared between the first processors and the second processors [(a map mapping a single, undivided fixed interprocess communication transfer region having a unique physical address at said shared memory to each of a plurality of virtual addresses, i.e., the system maps a common piece of physical memory into a process's virtual address space) Col. 2, Line 58 to Col. 3, Line 2; Col. 3, Lines 54-61].

With respect to claims 11 and 18, Auslander discloses the invention as claimed, a method for sharing a memory between a plurality of heterogeneous processors [(a shared memory computer system having more than two processes and a plurality of

Application/Control Number: 10/697,897

Art Unit: 2186

processors, including a client processor and a server processor) Fig. 1-2; Col. 8, Lines 41-43] comprising:

allocating a first memory partition on the shared memory that corresponds to a memory request, the first memory partition accessible by one or more first processors that are adapted to process a first instruction set [(for each processors mapping plurality of virtual addresses in each address space of a common shared memory allocated to processes of each processor) Fig. 2];

assigning a second memory partition on the shared memory to one or more second processors that are adapted to process a second instruction set [(for each processors mapping plurality of virtual addresses in each address space of a common shared memory allocated to processes of each processor) Fig. 2]; wherein the first processors and the second processors are heterogeneous [Fig. 2 shows virtual address space assigned to client processes and virtual address space assigned to server processes];

managing the first memory partition and the second memory partition using a common memory map wherein the common memory map includes a plurality regions selected from a group consisting of an external system memory, local storage alias region, a TLB region, operating system region, and I/O device region [Physical memory region, Fig. 1 & 2; Col. 4, Lines 29-38];

wherein the TLB region includes cross-references between virtual addresses and real addresses, the memory map and the cross-references shared between the first processors and the second processors [(a map mapping a single, undivided fixed

interprocess communication transfer region having a unique physical address at said shared memory to each of a plurality of virtual addresses, i.e., the system maps a common piece of physical memory into a process's virtual address space) Col. 2, Line 58 to Col. 3, Line 2; Col. 3, Lines 54-61; Col. 4, Lines 29-38].

With respect to claims 3-8, 13, 15-17, 20, 22-30, Auslander teaches as claimed, an operating system operating on the processors that controls the memory map; local storage and memory management unit including memory controller; the storage being divided into private storage and non-private storage (fig. 2; Col. 4, Lines 26-38; Co. 6, Lines 13-23).

### Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US 5,893,166 (Franck et al) teaches addressing method and system for sharing a large memory address space using a system space global memory section result in a statically mapped large memory address buffer (SSB) that can be immediately shared by all processes within the computer system while consuming only a single statically mapped PTE which all processes can use.

US 6,578,128 (Arsenault et al) teaches personal address translators mapping processor shared memory addresses to a common range of the virtual addresses, the

Application/Control Number: 10/697,897

Art Unit: 2186

common address translator mapping the virtual shared memory address into the shared

memory region.

7. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Pierre-Michel Bataille whose telephone number is (571)

272-4178. The examiner can normally be reached on Mon-Fri (8:00A to 4:30P).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew M. Kim can be reached on (571) 272-4182. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Pierre-Michel Bataille

Page 6

**Primary Examiner** 

Art Unit 2186

November 24, 2006